index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
SelectionDAG
/
ScheduleDAGRRList.cpp
Age
Commit message (
Expand
)
Author
2012-07-23
Fix a typo (the the => the)
Sylvestre Ledru
2012-06-05
sdsched: Use the right heuristics when -mcpu is not provided and we have no i...
Andrew Trick
2012-06-01
Switch all register list clients to the new MC*Iterator interface.
Jakob Stoklund Olesen
2012-05-24
Mark some static arrays as const.
Craig Topper
2012-05-07
Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().
Jakob Stoklund Olesen
2012-03-22
Source order scheduler should not preschedule nodes with multiple uses. rdar:...
Evan Cheng
2012-03-08
Use uint16_t to store instruction implicit uses and defs. Reduces static data.
Craig Topper
2012-03-07
misched preparation: rename core scheduler methods for consistency.
Andrew Trick
2012-03-07
misched preparation: modularize schedule printing.
Andrew Trick
2012-03-07
misched preparation: modularize schedule verification.
Andrew Trick
2012-03-04
Use uint16_t to store register overlaps to reduce static data.
Craig Topper
2012-02-13
Add register mask support to ScheduleDAGRRList.
Jakob Stoklund Olesen
2011-12-07
Make sure we correctly set LiveRegGens when a call is unscheduled. <rdar://p...
Eli Friedman
2011-12-07
Fix an assertion in the scheduler. PR11386. No testcase included because it...
Eli Friedman
2011-12-07
These global variables aren't thread-safe, STATISTIC is. Andy Trick tells me
Nick Lewycky
2011-11-16
Rename MVT::untyped to MVT::Untyped to match similar nomenclature.
Owen Anderson
2011-11-15
Added custom lowering for load->dec->store sequence in x86 when the EFLAGS re...
Pete Cooper
2011-11-10
Use a bigger hammer to fix PR11314 by disabling the "forcing two-address
Evan Cheng
2011-11-09
Speculatively revert commit 144124 (djg) in the hope that the 32 bit
Duncan Sands
2011-11-08
Add a hack to the scheduler to disable pseudo-two-address dependencies in
Dan Gohman
2011-11-03
Reapply r143206, with fixes. Disallow physical register lifetimes
Dan Gohman
2011-10-29
Revert r143206, as there are still some failing tests.
Dan Gohman
2011-10-28
Reapply r143177 and r143179 (reverting r143188), with scheduler
Dan Gohman
2011-10-28
Speculatively disable Dan's commits 143177 and 143179 to see if
Duncan Sands
2011-10-28
Eliminate LegalizeOps' LegalizedNodes map and have it just call RAUW
Dan Gohman
2011-10-24
Change this overloaded use of Sched::Latency to be an overloaded
Dan Gohman
2011-10-21
Remove a now dead function, fixing -Wunused-function warnings from
Chandler Carruth
2011-10-20
Delete the list-tdrr scheduler. Top-down schedulers are going away
Dan Gohman
2011-09-01
PreRA scheduler should avoid cloning compares.
Andrew Trick
2011-06-28
- Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo and
Evan Cheng
2011-06-27
More refactoring. Move getRegClass from TargetOperandInfo to TargetInstrInfo.
Evan Cheng
2011-06-27
pre-RA-sched: Cleanup register pressure tracking.
Andrew Trick
2011-06-27
Distinguish early clobber output operands from clobbered registers.
Jakob Stoklund Olesen
2011-06-21
Fix some trailing issues from my introduction of MVT::untyped and its use for...
Owen Anderson
2011-06-18
Remove unused but set variables.
Benjamin Kramer
2011-06-15
Add a new MVT::untyped. This will be used in future work for modelling ISA f...
Owen Anderson
2011-06-15
Added -stress-sched flag in the Asserts build.
Andrew Trick
2011-06-08
Remove a temporary test case probe in CheckForLiveRegDef.
Andrew Trick
2011-06-07
Fix a merge bug in preRAsched for handling physreg aliases.
Andrew Trick
2011-04-26
Be careful about scheduling nodes above previous calls. It increase usages of
Evan Cheng
2011-04-26
Fix typo
Evan Cheng
2011-04-14
In the pre-RA scheduler, maintain cmp+br proximity.
Andrew Trick
2011-04-13
Recommit r129383. PreRA scheduler heuristic fixes: VRegCycle, TokenFactor lat...
Andrew Trick
2011-04-12
Revert 129383. It causes some targets to hit a scheduler assert.
Andrew Trick
2011-04-12
PreRA scheduler heuristic fixes: VRegCycle, TokenFactor latency.
Andrew Trick
2011-04-07
Added a check in the preRA scheduler for potential interference on a
Andrew Trick
2011-03-25
Fix for -pre-RA-sched=source.
Andrew Trick
2011-03-23
Ensure that def-side physreg copies are scheduled above any other uses
Andrew Trick
2011-03-23
whitespace
Andrew Trick
2011-03-21
Grammar-o.
Eric Christopher
[next]