aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--include/llvm/Target/MachineInstrInfo.h6
-rw-r--r--include/llvm/Target/TargetInstrInfo.h6
2 files changed, 10 insertions, 2 deletions
diff --git a/include/llvm/Target/MachineInstrInfo.h b/include/llvm/Target/MachineInstrInfo.h
index a453b4007c..f4a6a7714c 100644
--- a/include/llvm/Target/MachineInstrInfo.h
+++ b/include/llvm/Target/MachineInstrInfo.h
@@ -54,7 +54,8 @@ const unsigned M_PREFETCH_FLAG = 1 << 11;
const unsigned M_STORE_FLAG = 1 << 12;
const unsigned M_DUMMY_PHI_FLAG = 1 << 13;
const unsigned M_PSEUDO_FLAG = 1 << 14;
-
+// 3-addr instructions which really work like 2-addr ones, eg. X86 add/sub
+const unsigned M_2_ADDR_FLAG = 1 << 15;
struct MachineInstrDescriptor {
const char * Name; // Assembly language mnemonic for the opcode.
@@ -186,6 +187,9 @@ public:
bool isPseudoInstr(const MachineOpCode opCode) const {
return get(opCode).Flags & M_PSEUDO_FLAG;
}
+ bool isTwoAddrInstr(const MachineOpCode opCode) const {
+ return get(opCode).Flags & M_2_ADDR_FLAG;
+ }
// Check if an instruction can be issued before its operands are ready,
// or if a subsequent instruction that uses its result can be issued
diff --git a/include/llvm/Target/TargetInstrInfo.h b/include/llvm/Target/TargetInstrInfo.h
index a453b4007c..f4a6a7714c 100644
--- a/include/llvm/Target/TargetInstrInfo.h
+++ b/include/llvm/Target/TargetInstrInfo.h
@@ -54,7 +54,8 @@ const unsigned M_PREFETCH_FLAG = 1 << 11;
const unsigned M_STORE_FLAG = 1 << 12;
const unsigned M_DUMMY_PHI_FLAG = 1 << 13;
const unsigned M_PSEUDO_FLAG = 1 << 14;
-
+// 3-addr instructions which really work like 2-addr ones, eg. X86 add/sub
+const unsigned M_2_ADDR_FLAG = 1 << 15;
struct MachineInstrDescriptor {
const char * Name; // Assembly language mnemonic for the opcode.
@@ -186,6 +187,9 @@ public:
bool isPseudoInstr(const MachineOpCode opCode) const {
return get(opCode).Flags & M_PSEUDO_FLAG;
}
+ bool isTwoAddrInstr(const MachineOpCode opCode) const {
+ return get(opCode).Flags & M_2_ADDR_FLAG;
+ }
// Check if an instruction can be issued before its operands are ready,
// or if a subsequent instruction that uses its result can be issued