aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/X86/InstSelectSimple.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2002-12-03 18:15:59 +0000
committerChris Lattner <sabre@nondot.org>2002-12-03 18:15:59 +0000
commitf18a36e3987814edf1c6a42f3ce28b1a51d9b4f1 (patch)
tree0f0a77d459f3592a9cc6318768a191c4b6d6f425 /lib/Target/X86/InstSelectSimple.cpp
parent07f02614f668693e8f2ed562c52e5664ff1ce0fe (diff)
Fix the build
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4884 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/X86/InstSelectSimple.cpp')
-rw-r--r--lib/Target/X86/InstSelectSimple.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/Target/X86/InstSelectSimple.cpp b/lib/Target/X86/InstSelectSimple.cpp
index ac4084cbbb..10fdf0f911 100644
--- a/lib/Target/X86/InstSelectSimple.cpp
+++ b/lib/Target/X86/InstSelectSimple.cpp
@@ -641,10 +641,10 @@ ISel::visitCastInst (CastInst &CI)
//the former is that the register allocator could use any register it wants,
//but for now this obviously doesn't matter. :)
- Type *targetType = CI.getType ();
+ const Type *targetType = CI.getType ();
Value *operand = CI.getOperand (0);
unsigned int operandReg = getReg (operand);
- Type *sourceType = operand->getType ();
+ const Type *sourceType = operand->getType ();
unsigned int destReg = getReg (CI);
// cast to bool: