diff options
author | Owen Anderson <resistor@mac.com> | 2011-09-14 21:06:21 +0000 |
---|---|---|
committer | Owen Anderson <resistor@mac.com> | 2011-09-14 21:06:21 +0000 |
commit | 34626acf7fb042c3a831e2f7dfb653ea79c7adec (patch) | |
tree | ef97db52d84177b89d132f2af5f2e1262a79f9ff /lib/Target/ARM/Disassembler/ARMDisassembler.cpp | |
parent | 64944f48a1164c02c15ca423a53919682a89074c (diff) |
Nested IT blocks are UNPREDICTABLE. Mark them as such when disassembling them.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@139736 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/Disassembler/ARMDisassembler.cpp')
-rw-r--r-- | lib/Target/ARM/Disassembler/ARMDisassembler.cpp | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/lib/Target/ARM/Disassembler/ARMDisassembler.cpp b/lib/Target/ARM/Disassembler/ARMDisassembler.cpp index 9d4449a4aa..6b86e41c45 100644 --- a/lib/Target/ARM/Disassembler/ARMDisassembler.cpp +++ b/lib/Target/ARM/Disassembler/ARMDisassembler.cpp @@ -567,6 +567,10 @@ DecodeStatus ThumbDisassembler::getInstruction(MCInst &MI, uint64_t &Size, // code and mask operands so that we can apply them correctly // to the subsequent instructions. if (MI.getOpcode() == ARM::t2IT) { + // Nested IT blocks are UNPREDICTABLE. + if (!ITBlock.empty()) + return MCDisassembler::SoftFail; + // (3 - the number of trailing zeros) is the number of then / else. unsigned firstcond = MI.getOperand(0).getImm(); unsigned Mask = MI.getOperand(1).getImm(); |