diff options
author | David Goodwin <david_goodwin@apple.com> | 2009-11-13 19:52:48 +0000 |
---|---|---|
committer | David Goodwin <david_goodwin@apple.com> | 2009-11-13 19:52:48 +0000 |
commit | 87d21b92fc42f6b3bd8567a83fc5b5191c1205e5 (patch) | |
tree | 9379a49fd55d087f15cd2fff180aefc2286bcafd /lib/Target/ARM/ARMSubtarget.cpp | |
parent | a8173b934fdfdc7a3ca543a0734b7c8fa1969366 (diff) |
Allow target to specify regclass for which antideps will only be broken along the critical path.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@88682 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/ARMSubtarget.cpp')
-rw-r--r-- | lib/Target/ARM/ARMSubtarget.cpp | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/lib/Target/ARM/ARMSubtarget.cpp b/lib/Target/ARM/ARMSubtarget.cpp index dc813289e7..87b78a9ee5 100644 --- a/lib/Target/ARM/ARMSubtarget.cpp +++ b/lib/Target/ARM/ARMSubtarget.cpp @@ -164,9 +164,9 @@ ARMSubtarget::GVIsIndirectSymbol(GlobalValue *GV, Reloc::Model RelocM) const { bool ARMSubtarget::enablePostRAScheduler( CodeGenOpt::Level OptLevel, TargetSubtarget::AntiDepBreakMode& Mode, - ExcludedRCVector& ExcludedRCs) const { + RegClassVector& CriticalPathRCs) const { Mode = TargetSubtarget::ANTIDEP_CRITICAL; - ExcludedRCs.clear(); - ExcludedRCs.push_back(&ARM::GPRRegClass); + CriticalPathRCs.clear(); + CriticalPathRCs.push_back(&ARM::GPRRegClass); return PostRAScheduler && OptLevel >= CodeGenOpt::Default; } |