diff options
author | Chris Lattner <sabre@nondot.org> | 2006-12-07 01:24:16 +0000 |
---|---|---|
committer | Chris Lattner <sabre@nondot.org> | 2006-12-07 01:24:16 +0000 |
commit | 85c671b90870705ba7e10baf99aa306c843f1325 (patch) | |
tree | 99dba1f64c84f4dfd5010b46fcb96ee53f7b8d2a | |
parent | 51cdcd197268a7abf19b2698fc824e0da3d98049 (diff) |
Fix i64 uint_to_fp on ppc64
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@32297 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/PowerPC/PPCISelLowering.cpp | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/lib/Target/PowerPC/PPCISelLowering.cpp b/lib/Target/PowerPC/PPCISelLowering.cpp index 1681406b39..bcdb1e1584 100644 --- a/lib/Target/PowerPC/PPCISelLowering.cpp +++ b/lib/Target/PowerPC/PPCISelLowering.cpp @@ -181,7 +181,8 @@ PPCTargetLowering::PPCTargetLowering(PPCTargetMachine &TM) // They also have instructions for converting between i64 and fp. setOperationAction(ISD::FP_TO_SINT, MVT::i64, Custom); setOperationAction(ISD::SINT_TO_FP, MVT::i64, Custom); - + setOperationAction(ISD::UINT_TO_FP, MVT::i64, Expand); + // FIXME: disable this lowered code. This generates 64-bit register values, // and we don't model the fact that the top part is clobbered by calls. We // need to flag these together so that the value isn't live across a call. |