aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-07-07 22:19:41 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-07-07 22:19:41 +0000
commitb7c3e867a5e05031ad730ae441b8602801f0f09e (patch)
treecb7aaab0088c53cb40d6c171b29cc79aa73b6c3d
parent4925567f85ea60019a9cd45b8230fa72a1bd78df (diff)
TargetRegisterDesc::Name field is the same as the abstract register name. There is no need for targets to specify register names in addition to their AsmName's.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@53207 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/Target.td1
-rw-r--r--utils/TableGen/RegisterInfoEmitter.cpp11
2 files changed, 1 insertions, 11 deletions
diff --git a/lib/Target/Target.td b/lib/Target/Target.td
index 3f897a5e22..8cc348d177 100644
--- a/lib/Target/Target.td
+++ b/lib/Target/Target.td
@@ -26,7 +26,6 @@ class RegisterClass; // Forward def
class Register<string n> {
string Namespace = "";
string AsmName = n;
- string Name = n;
// SpillSize - If this value is set to a non-zero value, it is the size in
// bits of the spill slot required to hold this register. If this value is
diff --git a/utils/TableGen/RegisterInfoEmitter.cpp b/utils/TableGen/RegisterInfoEmitter.cpp
index 0c5e8442c2..2870c8038b 100644
--- a/utils/TableGen/RegisterInfoEmitter.cpp
+++ b/utils/TableGen/RegisterInfoEmitter.cpp
@@ -606,16 +606,7 @@ void RegisterInfoEmitter::run(std::ostream &OS) {
else
OS << Reg.getName();
OS << "\",\t\"";
- if (!Reg.TheDef->getValueAsString("Name").empty()) {
- OS << Reg.TheDef->getValueAsString("Name");
- } else {
- // Default to "name".
- if (!Reg.TheDef->getValueAsString("AsmName").empty())
- OS << Reg.TheDef->getValueAsString("AsmName");
- else
- OS << Reg.getName();
- }
- OS << "\",\t";
+ OS << Reg.getName() << "\",\t";
if (RegisterAliases.count(Reg.TheDef))
OS << Reg.getName() << "_AliasSet,\t";
else