<feed xmlns='http://www.w3.org/2005/Atom'>
<title>emscripten-fastcomp/test/CodeGen/NVPTX, branch master</title>
<subtitle>LLVM with the emscripten fastcomp javascript backend</subtitle>
<id>https://git.amat.us/emscripten-fastcomp/atom/test/CodeGen/NVPTX?h=master</id>
<link rel='self' href='https://git.amat.us/emscripten-fastcomp/atom/test/CodeGen/NVPTX?h=master'/>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/'/>
<updated>2013-05-29T06:56:17Z</updated>
<entry>
<title>Merging r182394:</title>
<updated>2013-05-29T06:56:17Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-29T06:56:17Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=89d9794d4925de2d64cb0c821e11189cd8372b05'/>
<id>urn:sha1:89d9794d4925de2d64cb0c821e11189cd8372b05</id>
<content type='text'>
------------------------------------------------------------------------
r182394 | jholewinski | 2013-05-21 09:51:30 -0700 (Tue, 21 May 2013) | 1 line

[NVPTX] Add @llvm.nvvm.sqrt.f() intrinsic
------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_33@182829 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Merging r182298:</title>
<updated>2013-05-29T06:55:34Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-29T06:55:34Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=afa582f1cd497d32f6c293cf50b08fefe0a2573f'/>
<id>urn:sha1:afa582f1cd497d32f6c293cf50b08fefe0a2573f</id>
<content type='text'>
------------------------------------------------------------------------
r182298 | jholewinski | 2013-05-20 09:42:18 -0700 (Mon, 20 May 2013) | 1 line

[NVPTX] Fix mis-use of CurrentFnSym in NVPTXAsmPrinter.  This was causing a symbol name error in the output PTX.
------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_33@182828 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Merging r182254:</title>
<updated>2013-05-29T06:54:20Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-29T06:54:20Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=b47f06ee6cbf04b3f3c456fc07a0c6a6ed1a6199'/>
<id>urn:sha1:b47f06ee6cbf04b3f3c456fc07a0c6a6ed1a6199</id>
<content type='text'>
------------------------------------------------------------------------
r182254 | jholewinski | 2013-05-20 05:13:32 -0700 (Mon, 20 May 2013) | 12 lines

[NVPTX] Add GenericToNVVM IR converter to better handle idiomatic LLVM IR inputs

This converter currently only handles global variables in address space 0. For
these variables, they are promoted to address space 1 (global memory), and all
uses are updated to point to the result of a cvta.global instruction on the new
variable.

The motivation for this is address space 0 global variables are illegal since we
cannot declare variables in the generic address space.  Instead, we place the
variables in address space 1 and explicitly convert the pointer to address
space 0. This is primarily intended to help new users who expect to be able to
place global variables in the default address space.
------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_33@182826 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Merging r182253:</title>
<updated>2013-05-29T06:53:35Z</updated>
<author>
<name>Bill Wendling</name>
<email>isanbard@gmail.com</email>
</author>
<published>2013-05-29T06:53:35Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=a12cd23d077639809201073b342dcc583021da38'/>
<id>urn:sha1:a12cd23d077639809201073b342dcc583021da38</id>
<content type='text'>
------------------------------------------------------------------------
r182253 | jholewinski | 2013-05-20 05:13:28 -0700 (Mon, 20 May 2013) | 1 line

[NVPTX] Fix i1 kernel parameters and global variables.  ABI rules say we need to use .u8 for i1 parameters for kernels.
------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_33@182825 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>[NVPTX] Remove support for SM &lt; 2.0.  This was never fully supported anyway.</title>
<updated>2013-03-30T14:29:30Z</updated>
<author>
<name>Justin Holewinski</name>
<email>jholewinski@nvidia.com</email>
</author>
<published>2013-03-30T14:29:30Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=b24fc1c7f7545362fe283730d5532fa7e7375c9e'/>
<id>urn:sha1:b24fc1c7f7545362fe283730d5532fa7e7375c9e</id>
<content type='text'>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@178417 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>[NVPTX] Add NVVMReflect pass to allow compile-time selection of</title>
<updated>2013-03-30T14:29:25Z</updated>
<author>
<name>Justin Holewinski</name>
<email>jholewinski@nvidia.com</email>
</author>
<published>2013-03-30T14:29:25Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=21fdcb02716f5eae097abfd2f44e40563e90180a'/>
<id>urn:sha1:21fdcb02716f5eae097abfd2f44e40563e90180a</id>
<content type='text'>
specific code paths.

This allows us to write code like:

  if (__nvvm_reflect("FOO"))
    // Do something
  else
    // Do something else

and compile into a library, then give "FOO" a value at kernel
compile-time so the check becomes a no-op.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@178416 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>[NVPTX] Fix handling of vector arguments</title>
<updated>2013-03-24T21:17:47Z</updated>
<author>
<name>Justin Holewinski</name>
<email>jholewinski@nvidia.com</email>
</author>
<published>2013-03-24T21:17:47Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=1ce53cb526d23a3988fb12a5294ab1fcb2eb840f'/>
<id>urn:sha1:1ce53cb526d23a3988fb12a5294ab1fcb2eb840f</id>
<content type='text'>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@177847 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>Propagate DAG node ordering during type legalization and instruction selection</title>
<updated>2013-03-20T00:10:32Z</updated>
<author>
<name>Justin Holewinski</name>
<email>jholewinski@nvidia.com</email>
</author>
<published>2013-03-20T00:10:32Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=d73dc544f5e37e6d58befc71e57da3c132804543'/>
<id>urn:sha1:d73dc544f5e37e6d58befc71e57da3c132804543</id>
<content type='text'>
A node's ordering is only propagated during legalization if (a) the new node does
not have an ordering (is not a CSE'd node), or (b) the new node has an ordering
that is higher than the node being legalized.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@177465 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>[NVPTX] Disable vector registers</title>
<updated>2013-02-12T14:18:49Z</updated>
<author>
<name>Justin Holewinski</name>
<email>jholewinski@nvidia.com</email>
</author>
<published>2013-02-12T14:18:49Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=7eacad03efda36e09ebd96e95d7891cadaaa9087'/>
<id>urn:sha1:7eacad03efda36e09ebd96e95d7891cadaaa9087</id>
<content type='text'>
Vectors were being manually scalarized by the backend.  Instead,
let the target-independent code do all of the work.  The manual
scalarization was from a time before good target-independent support
for scalarization in LLVM. However, this forces us to specially-handle
vector loads and stores, which we can turn into PTX instructions that
produce/consume multiple operands.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@174968 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
<entry>
<title>[NVPTX] Remove NoCapture from address space conversion intrinsics. NoCapture is not valid in this case, and was causing incorrect optimizations.</title>
<updated>2013-02-11T18:56:35Z</updated>
<author>
<name>Justin Holewinski</name>
<email>jholewinski@nvidia.com</email>
</author>
<published>2013-02-11T18:56:35Z</published>
<link rel='alternate' type='text/html' href='https://git.amat.us/emscripten-fastcomp/commit/?id=ff5adad9f39f60dc9f1caadef03b6aa7922ed168'/>
<id>urn:sha1:ff5adad9f39f60dc9f1caadef03b6aa7922ed168</id>
<content type='text'>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@174896 91177308-0d34-0410-b5e6-96231b3b80d8
</content>
</entry>
</feed>
